

Fig. 1

	3	1 6	1 5 8	7 0
EAX			AH (100+!P)	AL (000)
ECX			CH (101+!P)	CL (001)
EDX			DH (110+!P)	DL (010)
EBX			BH (111+!P)	BL (011)
ESP				SPL (100+P)
EBP				BPL (101+P)
ESI				SIL (110+P)
				DIL (111+P)

Note: "+P" = Instruction Includes Register Address Prefix Byte
"+!P" = Instruction Excludes Register Address Prefix Byte

Fig. 2




Fig. 3

1 1 6 31 or 63 5 8 7 0 AH AL **EAX** (x100+!P)(0000+P or x000+!P)CH CL **ECX** (x101+!P)(0001+P or x001+!P) DH DL **EDX** (x110+!P)(0010+P or x010+!P) ВН BL **EBX** (x111+!P)(0011+P or x011+!P)SPL **ESP** (0100+P)BPL **EBP** (0101+P)SIL **ESI** (0110+P)DIL **EDI** (0111+P)R8B R8 (1000+P)R9B R9 (1001+P)R<sub>10</sub>B R10 (1010+P)**R11B** R11 (1011+P)R<sub>12</sub>B R12 (1100+P)R<sub>13</sub>B **R13** (1101+P)**R14B R14** (1110+P)R<sub>15</sub>B R15 (1111+P)

4/13

Note: "+P" = Instruction Includes Register Address Prefix Byte
"+!P" = Instruction Excludes Register Address Prefix Byte

Fig. 4





Fig. 5






Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11





Fig. 12






Fig. 14